I. INTRODUCTION
The growth of the wireless market has accelerated the development of high-performance mobile communication systems. Particularly, mobile handsets have been developed for miniaturization in radio frequencies (RF). RF front-end modules (FEM) drive size and thickness reduction, multifunctionality, multi-band operation, high performance, and cost-effectiveness. As one of the solutions to these issues, micro-electro-mechanical system (MEMS) technology is relatively new, but has already shown considerable promise in improving the performance and integration of RF FEMs.
Recently, the emphasis of research on MEMS devices has shifted to system integration, packaging, and reliability. Packaging determines the cost, size, and reliability of a device [1, 2] . The design of the packaging should satisfy the requirements of the specific functions and needs of different MEMS devices. MEMS packaging should provide environmental protection and offer good RF performance, covering aspects such as low insertion loss, low return loss, and high isolation. MEMS packaging may also require hermetic sealing to prevent the moisture penetration and contamination.
This paper presents a cost-effective and high-performance FBAR duplexer module for USPCS handset applications. The fabrication process for glass cap wafers and bonding scheme for glass-to-silicon wafers in the FBAR duplexer are proposed. The FBAR duplexer is designed using Tx/Rx FBAR filters, several PCB inductors, and a phase shifter. The module has a thickness of 1.2 mm, including a multi-layered PCB board and molding materials.
II. FABRICATION OF THE FBAR DEVICE AND GLASS CAP WAFER
The FBAR was fabricated with a highly resistive 4-inch silicon substrate to minimize loss in the substrate. In its simplest form, the FBAR is composed of a thin piezoelectric film sandwiched between two conductors. Aluminum nitride (AlN) was used as the piezoelectric material and molybdenum (Mo) as the top and bottom electrode material. The sandwiched AlN was then patterned by the dry etching process. An air gap cavity was fabricated under the bottom electrode by dissolving the sacrificial layer.
The fabricated FBAR requires the cap wafer for device protection and electrical interconnection. The cap wafer for the FBAR duplexer was developed to enable high performance and hermetic sealing using highly resistive silicon wafer. Aside from performance and reliability, low volume, in terms of total height, form factor, and cost are equally important.
Therefore, the fabrication technology for the glass cap wafer was adopted instead of the typical silicon cap wafer. Fig. 1 shows the fabrication process for the glass cap wafer. The through-glass vias were patterned by dry film resist (DFR) and formed by the via sanding process for mass production. After the via sanding process, back grinding and chemical-mechanical planarization (CMP) were performed to obtain the through-glass vias with diameters of under 60 μm. The formed through-glass via has a depth of 270 μm and diameters of 100 and 50 μm at the top and bottom, respectively. To bond the glass wafer to the FBAR device wafer, a Ti-Ni-Sn-Au-Sn-Au combination structure was deposited and patterned using the lift-off process. Image of the fabricated cap glass wafer
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(a) (b) Fig. 4 Images of the wafer-to-wafer bonded Tx wafer and (b) Rx wafer
The PCB inductors were fabricated onto 2 nd layers, while the 4 th and 6 th metal lay ground planes. The phase shifter is formed u layer. The vias connecting the 1 st to the 3 rd form a stacked via by laser drilling. There diameter is under 100 μm and the inner vi μm. 
